

# intech

## ADVANCED ANALOG

### ADC6002

2 MHz, 12-Bit  
A/D CONVERTER  
HYBRID

#### DESCRIPTION

500 nanoseconds is all the time required for the ADC6002 to reliably convert an analog input signal into a precise digital output word with 12-bits of resolution. This speed and precision combination in conjunction with the units small size make it a truly state-of-the-art analog-to-digital converters.


This hybrid converter is complete with internal timing/control circuitry and precision reference. It operates with full scale input signal range of 0 to +5V and provides TTL compatible digital outputs. It has an internally generated signal to control an input track and hold amplifier and is available with tri-state output buffers for data bus applications. It exhibits excellent performance characteristics at normal operating temperatures and very good performance (with no missing codes) over extended temperature ranges. The units are packaged in a standard 40-pin DIP and are available with MIL-STD-883 Method 5008 screening.

The ADC6002 is an ideal converter for applications requiring both high accuracy and conversion speed and where package size and reliability are a major concern.

#### FEATURES

- 500 ns CONVERSION TIME-2MHz THROUGH-PUT GUARANTEED
- SMALL 40-PIN DIP
- TTL/CMOS COMPATIBLE
- TRI-STATE OUTPUTS
- MIL-STD-883, METHOD 5008 SCREENING AVAILABLE
- GENERATES A CONTROL SIGNAL FOR INPUT T/H AMPLIFIER

#### BLOCK DIAGRAM



**SPECIFICATIONS**SPECIFICATIONS ( $T_A = +25^\circ\text{C}$ , Supply Voltages  $\pm 15\text{V}$  and  $+5\text{V}$  unless otherwise indicated)<sup>1</sup>

	Min.	Typ.	Max.	Units
RESOLUTION		12		Bits
CONVERSION TIME <sup>8</sup>			500	ns
ANALOG INPUT				
Voltage Range - ADC6002		0 to +5		V
Input Impedance		2		K $\Omega$
Capacitance		20		pF
ACCURACY				
Absolute <sup>4</sup>			$\pm 0.15$	% FSR <sup>3</sup>
Integral Linearity Error		$\pm 1/2$	$\pm 1$	LSB
Differential Linearity		$\pm 1/2$	$\pm 1$	LSB
No Missing Codes Over Full Temp Range <sup>1</sup>				
OFFSET (Unipolar) <sup>5</sup>				
Full Temp Range			$\pm 0.10$	% FSR
TEMPCO		$\pm 10$	$\pm 0.15$	% FSR ppm/ $^\circ\text{C}$
GAIN <sup>6</sup>				
Full Temp Range		0.3	$\pm 0.1$	%
Tempco		$\pm 20$		ppm/ $^\circ\text{C}$ FSR
CONTROL INPUTS				
Logic Levels "1"	+2.7			V
"0"			+0.8	V
Loading <sup>2</sup>		0.2		$\mu\text{A}$
Start Convert <sup>9</sup>	50			ns
Pulse width (active on logic "1" to "0" edge)				
Output Enable		Logic "0"		
Active State			70	ns
Output Delay				
DIGITAL OUTPUTS				
Data, status, T/H control				
Logic Levels "1"	3.9			V
"0"			0.26	V
Output drive - Logic "1"	-4			mA
Logic "0"	4			mA
Coding <sup>7</sup> - Unipolar (ADC6002)		Binary		
Status output		Logic "1"		
Converter busy				
T/H control		Logic "0"		
Track command		Logic "1"		
Hold command				
REFERENCE OUTPUT				
Current	4.90	+5.00	5.10	V
Tempco		$\pm 10$	5	$\mu\text{A}$ ppm/ $^\circ\text{C}$
POWER SUPPLIES				
+15V Supply		+15 $\pm 0.45$		V
Voltage			+18	V
Absolute Max	-0.5			mA
Current		50		
+15V Supply		-15 $\pm 0.55$		V
Voltage			-18	V
Absolute Max	+0.5			mA
Current		55		
+15V Supply		+5 $\pm 0.25$		V
Voltage			+7	V
Absolute Max	-0.5			mA
Current		160		
POWER CONSUMPTION				
		2.4	3.0	W
TEMPERATURE				
Operational (case)	0		+70	$^\circ\text{C}$
Storage	-65		+150	$^\circ\text{C}$

Consult factory for devices with mil screening.

**ABSOLUTE MAXIMUM RATINGS**

Operating Temperature Range	-55°C to +125° (case)
Specified Temperature Range	0°C to +70° (case)
Storage Temperature Range	-65°C to +150°C
+15V Supply (+V <sub>cc</sub> , Pin 9)	-0.5 to +18 Volts
-15V Supply (-V <sub>cc</sub> , Pin 3)	+0.5 to -18 Volts
+5V Supply (+V <sub>dd</sub> , Pins 15, 22, 39)	-0.5 to +7 Volts
Digital Inputs (Pins 36 and 37)	-0.5 to +5.5 Volts
Analog Input (Pin 1):	-1 to +6 Volts

**NOTES:**

- Drift specifications apply over each device's specified temperature range as selected by part number suffix.
- One LS TTL load is defined as sinking 20µA with a logic "1" applied and sourcing 0.4mA with a logic "0" applied.
- FSR = Full Scale Range. FSR = 5 volts. For a 12-bit converter, 1LSB = 0.024% FSR.
- Full Scale Absolute Accuracy Error is defined as the difference between the actual and the ideal input voltage at which the 1111 1111 1110 to 1111 1111 1111 digital-output transition occurs. It includes offset, gain, linearity and noise errors and encompasses the drifts of those errors when specified over temperature.
- Unipolar offset error is defined for the ADC6002 as the difference between the actual and ideal input voltage at which the 0000 0000 0000 to 0000 0000 0001 transition occurs.
- Gain error is defined as the error in the slope of the converter transfer function. It is expressed as a percentage and is equivalent to the deviation (divided by the ideal value) between the actual and the ideal value for the full input voltage span from the input voltage at which the output changes from 1111 1111 1111 to 1111 1111 1110 to the input voltage at which the output changes from 0000 0000 0001 to 0000 0000 0000. Initial gain error is adjustable to zero with an external potentiometer.
- See Output Coding table for details.
- Conversion time is defined as the width of the converter's status output pulse. The combination of 50nsec start convert pulses and 450nsec status pulses permits minimum 2MHz conversion rates. See Timing Diagram.
- Actual conversion process is initiated on the falling edge of the start convert signal. See Timing Diagram.

**DIGITAL OUTPUT CODING**

Analog Input ADC6002	Digital Output	
	MSB	LSB
+4.9988	1111 1111 1111	1111
+4.9976	1111 1111 1110	1110
+2.5012	1000 0000 0000	0000
+2.5000	0000 0000 0000	0000
+2.4988	0111 1111 1110	1110
+0.0012	0000 0000 0000	0000
0.0000	0000 0000 0000	0000

**THEORY OF OPERATION**

A unique state-of-the-art conversion method known as the subranging technique is used in the ADC6002. This method makes it possible for the unit to accomplish its highly accurate analog-to-digital conversions within the very short time span of 500 microsecond.

The conversion sequence is initiated when a start convert pulse goes from logic "1" to logic "0". The analog input signal is connected to the 7 bit flash ADC through "S<sub>1</sub>" - see Block Diagram. This signal is converted to a digital word, almost instantaneously. This is done with only 7 bits of resolution. This word is latched into the first seven positions of a 14-bit latch circuit and is also connected to the inputs of a precision DAC. The precision DAC has a very high accuracy/linearity but only has 7 bits of resolution. Therefore, the signal at the output of the DAC is equal to the original input signal, with only 7 bits of accuracy.

As the Block Diagram shows, this signal is summed with the original analog input signal at the input to an operational amplifier. This means that the input to the amplifier is a signal which is equal to the difference between the analog input signal and another signal which is similar to the first, but with an error caused by the fact that the A/D conversion that was made had only 7 bits of resolution.

In the next conversion sequence, "S<sub>1</sub>" is opened and "S<sub>2</sub>" connects the amplified error signal (described above) to the input of the flash ADC. The A/D now makes another conversion. In this sequence, the output of the A/D is latched in the other seven positions of the 14-bit latch.

The latch now contains two 7 bit words. One is an equivalent of the analog input signal, but with only 7 bits of accuracy. The other is an equivalent of the error signal caused by the fact that the original conversion was only 7 bits accurate. These two words are connected to the digital summing and error correction circuitry.

The digital summation and error correction circuitry is designed to combine the two 7 bit words (described above) in such a way that a 12 bit word is generated which is a very accurate representation of the magnitude of the original analog input. This word is connected to the output through a tri-state buffer.

The Timing Diagram shows the timing sequences between the inputs and outputs of the ADC6002. The times are referenced to the start convert pulse.

Within 25 nsec after the start convert, pulse goes from logic "1" to a logic "0". The T/H control output goes to logic "1" generating a hold command for a track and hold amplifier at the input. This output will maintain this state for approximately 400 nsec to allow the amplifier to hold a constant input to the A/D while the conversion is made.


In approximately 25 nsec after the start convert goes low the status line goes to a logic "1" indicating that the conversion cycle is in process. Data from the previous conversion is still valid for 100 nsec after the new conversion is initiated. After that, the data output is changing and is not valid for the remainder of the conversion cycle unless the tri-state buffers are used. If these buffers are employed, the data will remain valid until the conversion cycle is completed and the new data is available.

After the second 7 bit conversion is made by the flash ADC, as described above, and the two 7 bit words are latched into the 14 bit latch circuit, the T/H control goes back low. This permits the track and hold amplifier to once again track the input signal in preparation for the next conversion cycle.

After the conversion cycle is completed and the new data is available (within 500 nsec) the status line goes low and the new data at the output of the A/D is now valid. When the tri-state buffers are used the status signal may be used to generate an output enable command to latch the new data into the buffers. If this is done, the new data will be valid 70 nsec later.

At this point, a new start convert pulse may be applied and next conversion cycle initiated.

### TIMING DIAGRAM



### PIN DESCRIPTION

#### ANALOG INPUT (Pin 1)

The analog signal to be converted should be connected to this pin. The full scale operating range for the input signal is from 0 to +5V for the ADC6002. This signal should be held constant during the conversion period and is normally supplied from the output of a track and hold amplifier. (See Theory of Operation section.)

Care should be exercised to prevent coupling or inducing unwanted signals or noise into the input signal. It should be noted that a noise spike of only six hundred microvolts is equal to one-half of an LSB. Long unshielded input leads or traces on input leads adjacent to logic or power circuits should be avoided. If it is necessary to route the input through a noisy environment, shielding/or filtering should be used.

The input impedance to these converters is 2KΩ with a capacitance of 20pF. Most track and hold or buffer amplifiers will drive this input with no problem. However, if the input signal is supplied by another source, it should have sufficient drive capability.

#### REFERENCE (Pin 16)

The internal reference voltage for the converter is connected to this pin and is available for external use. However, caution should be used when connecting external circuitry to it. It is a reference source only and will not withstand much of a load. If more than a 5μA load is needed, an external buffer with a high input impedance should be used. Any loading on the reference will result in a degradation of the accuracy and linearity performance specifications of the converter.

If it is desired to use a system reference to operate the converter, the external source may be connected directly to this pin. For optimum converter accuracy (absolute) this external reference voltage should match the internal voltage. The relative accuracy of the converter will be directly proportional to the accuracy and stability of the external source. The overall system accuracy may be optimized by adjusting this voltage.

#### TRACK AND HOLD CONTROL (Pin 20)

This output is generated by the control circuitry within the ADC6002 and provides a convenient signal to control a track and hold amplifier used at the input to the converter. Within 18ns after the start convert signal goes low this output will go to logic "1" providing a "HOLD" command. When the second "flash conversion" step is completed within the converter (see Theory of Operation) and the information is latched in data latches (see Block Diagram), this output will go low and allow the track and hold amplifier to "TRACK" the input analog signal once more.

Please note that this signal provides no track to hold settling time for the T/H. See Figure 1 for circuitry required to provide T/H settling time.




Figure 1

**DATA OUTPUTS (Pins 23-24)**

The digital output word from the converter is available on these pins. The data is not valid during the units' conversion cycle but is valid when the status line goes low (see the Timing Diagram). For units with the tri-state buffer output option, the data is valid when the enable input is driven to logic "0", as described under Output Enable.

The output coding is binary for the ADC6002 (see the Digital Output Coding Table). The output pins have a drive capability of 10 LSTTL loads.

**START CONVERT (Pin 36)**

This input requires a positive pulse (TTL level) to initiate the conversion process. The pulse must stay positive for at least 50ns. Then on the falling edge, the conversion cycle is started (see the Timing Diagram.) Once the conversion is initiated, this input may be taken high again in preparation for the next cycle. The loading for this input is one LSTTL load.

**OUTPUT ENABLE (Pin 37)**

The purpose of this pin is to enable the output data from the A/D circuitry within the unit to the output pins. A logic "0" on this input will enable the output while a logic "1" will disconnect the outputs (high output impedance.) It is normally taken low at the same time the status output goes low because the conversion cycle is complete at that time and the data is valid (see Timing Diagram.) It may be held low as long as required. However, in many applications it is wired to the status output pin and goes high again when the next conversion cycle starts.

**STATUS OUTPUT**

The falling edge of the start convert cycle will set the EOC output to logic "1" and it will remain high during conversion. It returns to logic "0" at completion of the conversion cycle. Digital output data is valid on the falling edge of status and remains valid for approximately 100nsec after start convert goes low, thus initiating the next conversion.


**HANDLING OF GROUNDS**

Layout and decoupling techniques: Analog ground pins 2, 6, 7 and 12 are not internally connected to digital ground pins 11, 14, 18, 38 and 40. They should be connected externally as directly or close to the package as possible. The ground pins must be connected to the system analog ground, preferably through a large ground plane under the package.

To run the grounds separately, connect a  $0.01\mu\text{F}$  ceramic capacitor between the analog and digital pins.


Power supplies should be decoupled by using high frequency bypass capacitors. An optimum configuration is achieved by using  $1\mu\text{F}$  capacitors in parallel with  $0.01\mu\text{F}$  ceramic capacitors.

In a heavy EMI environment, a  $0.1\mu\text{F}$  capacitor can be connected from pin 16 to analog ground and will provide additional protection.

**REFERENCE IN/OUT, GAIN ADJUST**

Pin 16. The ADC6002's internal  $+5\text{V}-2\%$  reference can be brought out and used to drive external loads. When utilized for this purpose, pin 16 must be buffered with a FET input device. If more than  $5\mu\text{A}$  is drawn from the internal reference, this will affect linearity and accuracy. This pin can also be used as REF IN if it is desirable to operate the ADC6002 from an external reference.

To use for gain adjustment, use a  $10\text{K}\Omega$  to  $100\text{K}\Omega$  trimming potentiometer and a  $500\text{K}\Omega$  series resistor. The series resistor should be  $\pm 20\%$  carbon composition minimum. To minimize drift with temperature, use a multiturn potentiometer w/a TCR of  $100\text{PPM}/^\circ\text{C}$  or less. Then apply the analog input voltage at the ideal digital output transition position (1111 1111 1110 to 1111 1111 1111) and adjust until transition is accomplished.



Gain Adjust Range =  $\pm 0.2\%$  FSR

**PART NUMBER**


Model **ADC 6002**

**X/B**  
 MIL-STD-883 screening according to Method 5008 Omit for commercial.  
 A — 0 to +70°C  
 B — -25°C to +85°C  
 C — -55°C to +125°C (case)

**PIN DESIGNATIONS**

- |                     |                     |
|---------------------|---------------------|
| 1 Analog Input      | 40 Digital Ground   |
| 2 Analog Ground     | 39 +5V Supply       |
| 3 -15V Supply       | 38 Digital Ground   |
| 4 Test Point (N/C)  | 37 Output Enable    |
| 5 Test Point (N/C)  | 36 Start Convert    |
| 6 Analog Ground     | 35 N/C              |
| 7 Analog Ground     | 34 Bit 1 (MSB)      |
| 8 N/C               | 33 Bit 2            |
| 9 +15V Supply       | 32 Bit 3            |
| 10 Test Point N/C   | 31 Bit 4            |
| 11 Digital Ground   | 30 Bit 5            |
| 12 Analog Ground    | 29 Bit 6            |
| 13 (N/C)            | 28 Bit 7            |
| 14 Digital Ground   | 27 Bit 8            |
| 15 +5V Supply       | 26 Bit 9            |
| 16 Reference Output | 25 Bit 10           |
| 17 Status (E.O.C.)  | 24 Bit 11           |
| 18 Digital Ground   | 23 Bit 12 (LSB)     |
| 19 (N/C)            | 22 +5V Supply       |
| 20 T/H Control      | 21 Test Point (N/C) |

**MECHANICAL OUTLINE**



DIMENSIONS ARE IN INCHES

Note: Test points are connected to internal circuitry and should not be externally connected.